


① Multistage implementation of digital filters and sampling rate conversion.

When large changes in the sampling rate are required it is often more efficient to change the rate in more than one steps (stages). This leads to significant reduction in the requirements of the anti-aliasing or anti-imaging filter and an overall reduction in computational requirements.

In the next figure an I-stage decimation process is shown where the overall decimation factor is $M = M_1 \cdot M_2 \dots M_I$



Assuming a single stage implementation, then, $x[n]$ must be bandlimited to $\frac{F_s}{2M}$ to avoid aliasing

that is the filter must have the following characteristics

Real Frequencies

passband: $0 \leq F \leq F_p$

stopband: $\frac{F_s}{2M} \leq F \leq F_s/2$


Normalized Frequencies

$0 \leq \omega \leq \frac{2\pi F_p}{F_s}$

$\frac{\pi}{M} \leq \omega \leq \pi$

Assuming now a multistage implementation, then,
the following "tolerance" scheme can be derived for

(2)




Looking at this "tolerance" scheme we can make the following observation

* Any aliasing in frequency will be restricted in the range between $\frac{F_s}{2M} < F < F_i - \frac{F_s}{2M}$ and therefore it will be eventually filtered out.

Thus, by allowing aliasing to occur in intermediate stages, the design of intermediate filters is relaxed and this ends up to a more efficient implementation overall:

Ex: We want to design a filter + decimation with the following specifications

Passband: $F_p = 450 \text{ Hz}$
 Stopband: $F_{st} = 500 \text{ Hz}$
 Sampling Freq: $F_s = 96 \text{ kHz}$



Let us consider a multistage (3-stage implementation) ^③
of the decimator where $96 = M = M_1 \cdot M_2 \cdot M_3 = 8 \cdot 6 \cdot 2$

So according to the Figure $F_0 = F_s = 96 \text{ kHz}$

$$F_1 = \frac{F_s}{M_1} = 12 \text{ kHz}$$

$$F_2 = \frac{F_s}{M_1 \cdot M_2} = 2 \text{ kHz}$$

$$F_3 = \frac{F_s}{M} = 1 \text{ kHz}$$

The following table can be constructed:

of coefficients
of FIR filter

	F_{i-1}	$w_p = \frac{2\pi F_p}{F_{i-1}} = \frac{2\pi \cdot 0.45}{F_{i-1}}$	$w_{st} = \frac{2\pi (F_i - F_s)}{F_{i-1} \cdot 2M}$	$W_s - W_p$	Assuming rectangular window in the designs
H_1	96 kHz	0.0094π	0.2396π	0.2302π	$M = \frac{2\pi}{w_{st} + w_p} = 9$
H_2	12 kHz	0.0750π	0.2500π	0.1750π	$M = 12$
H_3	2 kHz	0.4500π	0.5π	0.05π	$M = 40$

Comparing to a single stage implementation where

$$w_p = \frac{2\pi \cdot 450}{96 \cdot 10^3} = \frac{0.9 \pi}{96}, \quad w_{st} = \frac{2\pi \cdot 500}{96 \cdot 10^3} = \frac{\pi}{96}, \quad \Delta w = w_{st} + w_p = \frac{0.1 \pi}{96}$$

Then an FIR filter of length $M \approx \frac{4\pi \cdot 96}{0.1 \pi} = 3,840$
(rectangular window based design)
coefficients is needed.

Obviously the total number of coefficients
as well as the corresponding # of computations/sec
are significantly less for the multistage implementation.